Development of the FASTBUS Snoop Module, undertaken as part of the prototype program for the new interlaboratory data bus standard, is described. The Snoop Module resides on a FASTBUS crate segment and provides diagnostic monitoring and testing capability. Communication with a remote host computer is handled independent of FASTBUS through a serial link. The module consists of a high-speed ECL front-end to monitor and single-step FASTBUS cycles, a master-slave interface, and a control microprocessor with serial communication ports. Design details and performance specifications of the prototype module are reported.
I. Introduction to FASTBUS
FASTBUS is a proposed standard data bus for modular, high-speed data acquisition systems. It has been developed by the Fast System Design Group of the U.S. NIM Committee. FASTBUS systems can be configured from multiple bus segments. These segments are able to operate independently or link together selectively for exchange of data. Each segment accomodates multiple processors. The basic FASTBUS operating mode is asynchronous to allow for wide variations in operating speed of attached devices. Data block transfer rates of 100 MHz are expected possible between devices residing on the same bus segment.
A general description and status report of FASTBUS development work in progress is offered in two papers presented at this Symposium.1,2 Those readers interested in complete specification details for FASTBUS may obtain a copy of the proposed bus standard from the National Bureau of Standards.3
II. Snoop Module Concept
The FASTBUS Snoop Module has been devised for diagnosing problems inside crate segments, and for monitoring communications from segment to segment in FASTBUS systems (Fig. 1) . Since all bus-segment signal lines are accessible at each crate module location, such a diagnostic module may be used to monitor and record FASTBUS transactions within a crate segment. The FASTBUS wait line (WT) may be used to single-step bus cycles and implement programmable trap functions. The serial bus lines within each crate segment may be used as an independent communication path between diagnostic modules and the host computer, when connected to a serial network which bypasses all segment interconnect units.
The basic hardware organization of the Snoop Module is shown in Fig. 2 A typical wait circuit is shown in Fig. 4 . The estimated wait response delay is 5 ns.
B. Address-Data and Parity-Error Traps
The address-data trap is illustrated in Fig. 5 The expected response time for address or data detection is 8 ns. The parity-error trap consists of a 33 bit parity checker (F100160) driving an array of five parallel flip-flops. These flip-flopg are clocked by appropriately delayed timing signals and their outputs are used as wait sources driving the WAIT output line. The estimated response time for parity-error detection is 15 ns.
C. Activity History Silo Memory
The silo memory is able to record 256 FASTBUS cycles with a speed in excess of 100 MHz (Fig. 6) 
V. FASTBUS Master-Slave Capability
A simple master-slave capability for the Snoop Module has been implemented by utilizing part of the fast front-end hardware of the basic Snoop Module and by adding some dedicated logic. Control of masterslave operations is handled by the processor through interrupts and IO instructions. The history silo memory serves as an input buffer for 32 AD lines and some control and information signal lines (Fig. 6) . Output of AD lines, CB and NH is accomplished with two of the four trap registers and added driving gates onto the segment bus. One register holds the information for an address cycle, the other for a data cycle. This sharing of hardware implies that silo recording and address-data trap operation is not available during master-slave operation.
The required dedicated hardware consists of arbitration gating logic with module priority register, AR and GK flip-flops, geographic address decoder and SEL flip-flop, broadcast TP output logic, processor control word output registers and interrupt input handling for timing and control signals. Operation as bus master works simply by acquiring mastership through priority arbitration, and then executing single FASTBUS cycles with processor IO instructions. The asynchronous handshake protocol of FASTBUS allows execution at microprocessor speed. Slave mode operation is more critical in order to avoid time-out failures. Extensive use of processor interrupts and hardware-generated In parallel with this hardware effort, software for the Snoop control processor and a FASTBUS diagnostic system with several Snoop Modules linked by the FSDN is being developed. 5 
VII. Conclusion
This paper has described a high performance diagnostic module for FASTBUS. Since the basic Snoop Module functions were developed as part of the FASTBUS Standard Specification, this module is expected to find extensive usage in future FASTBUS systems. Beyond the standard application of the Snoop Module, numerous other possibilities may be of interest. Some of these possibilities are illustrated in Fig. 9 . For reference purposes, features and basic specifications of the prototype Snoop Module are summarized in Table I .
Complete fabrication and extensive testing of a prototype module are expected during the next three months. 
